

DESCRIPTION

ION CURRENT DENSITY MEASURING METHOD AND INSTRUMENT, AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD

TECHNICAL FIELD

The present invention is suitable for an ion current density measuring method and the measuring instrument, and a semiconductor device manufacturing method. Here, the method and the instrument are the ones for measuring the current density of ions launched into a wafer and its distribution, which are one of the plasma characteristics in the plasma processing for an etching, a CVD, or the like.

10 BACKGROUND ART

In the manufacturing of a semiconductor device, and in a plasma-utilizing wafer processing apparatus in particular, the current density of the ions launched into the wafer and its distribution are important factors for determining the properties of the processing, e.g., the rate and the uniformity of the etching or the deposition, and damages of the components.

As a method of measuring the current density of the ions, there has been known a technology referred to as a probe method. This method has been described

in, e.g., Shinriki Teii, "Basic Plasma Engineering", 1st ed. (published on May 30, 1986), Chap. 3. In the probe method, a probe is inserted into a region where the ion current density is to be measured, and 5 positively charged ions are led selectively into a measuring unit by an electric voltage applied to the probe, thereby measuring the ion current density.

Also, concerning a technology of making a contrivance to the wafer so as to measure the ion 10 current, JP-A-8-213374 can be cited, for example.

Although the above-described technology has an advantage of making it possible to measure the ion current density at an arbitrary position within the plasma, the ion current density measurement by the 15 insertion of the probe was a difficult task. This is mainly because, in a plasma processing apparatus used for the mass production of the semiconductor devices, there exists a fear that the probe insertion causes metal contamination or foreign substances to be 20 produced, or, it is required to provide a mass-producing apparatus with a port for the electrical wiring.

In the technology disclosed in JP-A-8-213374, in principle, the above-described probe is built and 25 incorporated in the wafer. This condition requires that the electrical wiring for the voltage control or the signal fetching be set from the wafer to the outside of the plasma processing apparatus.

Accordingly, the technology cannot be said to be appropriate for the mass-producing apparatus.

The object of the present invention is to measure the current density of the ions launched into 5 the wafer without installing the electrical wiring through the plasma processing apparatus or without making the special contrivance to the wafer or a wafer-supporting member, thereby providing the ion current density measuring method and the measuring instrument 10 and the semiconductor device manufacturing method which are suitable for the mass production.

DISCLOSURE OF INVENTION

In order to accomplish the above-described objects, in the present invention, there is provided 15 the wafer including a semiconductor or a conductor provided on an insulator, an insulator formed on the semiconductor or the conductor and having a region the thickness of which has been made locally thin, and a 2nd conductor provided on the insulator, one of the 20 semiconductor or the conductor and the 2nd conductor having a 1st region from the surface of which a substantially entire solid angle is formed, the other having a 2nd region a solid angle formed from the surface of which is made smaller than the 1st region, 25 wherein the wafer is exposed to the plasma, and a voltage is applied to the semiconductor or the conductor and the 2nd conductor so as to measure a time

that will elapse until the insulator undergoes a dielectric breakdown, then determining the ion current density from a charge and an area exposed onto the surface of the 2nd conductor, the charge being needed

5 to cause the insulator to undergo the dielectric breakdown in correspondence with the voltage.

On account of this, one of the semiconductor or the conductor and the 2nd conductor has the 1st region from the surface of which the substantially

10 total solid angle is formed, and the other has the 2nd region the solid angle formed from the surface of which is made smaller than the 1st region. As a result, electrons and the ions reach the 1st region by the same flux on average. Meanwhile, in the 2nd region, the

15 flux of the high kinetic-energy ions exhibits an isotropic behavior, thus becoming larger than the flux of the low kinetic-energy electrons. This makes the electric potential of the 2nd conductor positive with reference to that of the semiconductor or the

20 conductor, causing an electric current to flow through the region in the insulator the thickness of which has been made locally thin. In addition, the wafer is exposed to the plasma, and the voltage is applied to the semiconductor or the conductor and the 2nd

25 conductor so as to measure the time that will elapse until the insulator undergoes the dielectric breakdown. This, further, allows the ion current density of the plasma to be determined from the charge needed to cause

the insulator to undergo the dielectric breakdown and the area exposed onto the surface of the 2nd conductor. Consequently, it becomes possible to measure, on the wafer, the current density of the ions launched into

5 the wafer without giving the special contrivance to the wafer or the wafer-supporting member, thereby allowing the measuring method of the ion current density to be made suitable for the mass production.

Also, in the present invention, there is

10 provided the wafer including a semiconductor or a conductor provided on an insulator, an insulator formed on the semiconductor or the conductor and having a region the thickness of which has been made locally thin, and a 2nd conductor provided on the insulator,

15 one of the semiconductor or the conductor and the 2nd conductor having a 1st region from the surface of which a substantially total solid angle is formed, the other of the semiconductor or the conductor and the 2nd conductor having a 2nd region a solid angle formed from

20 the surface of which is made smaller than the 1st region, wherein, after the wafer has been exposed to the plasma for a fixed time, a voltage is applied to the semiconductor or the conductor and the 2nd conductor in a state of being not exposed to the

25 plasma, thereby determining a charge that causes the insulator to undergo a dielectric breakdown, and then determining the ion current density from the charge and an area exposed onto the surface of the 2nd conductor,

the charge being needed to cause the insulator to undergo the dielectric breakdown in correspondence with the voltage.

Moreover, in the present invention, there is

- 5 provided the wafer including a semiconductor or a conductor provided on an insulator, an insulator formed on the semiconductor or the conductor and having a region the thickness of which has been made locally thin, and a 2nd conductor provided on the insulator,
- 10 one of the semiconductor or the conductor and the 2nd conductor having a 1st region from the surface of which a substantially total solid angle is formed, the other of the semiconductor or the conductor and the 2nd conductor having a 2nd region a solid angle formed from
- 15 the surface of which is made smaller than the 1st region, wherein, after the wafer has been exposed to the plasma for a fixed time, the capacitance-to-voltage characteristic of the semiconductor or the conductor and the 2nd conductor is measured, and an electric
- 20 current flowing through the region that has been made locally thin is calculated from the capacitance-to-voltage characteristic that was measured before the wafer has been exposed to the plasma, then determining the ion current density from an area exposed onto the
- 25 surface of the 2nd conductor.

In addition, in the present invention, there is provided an ion current density measuring instrument for setting a wafer at a predetermined position in a

plasma processing apparatus so as to measure the ion current density at the time when the wafer is exposed to the plasma, the instrument having the wafer including a semiconductor or a conductor provided on an insulator, an insulator formed on the semiconductor or the conductor and having a region the thickness of which has been made locally thin, and a 2nd conductor provided on the insulator, one of the semiconductor or the conductor and the 2nd conductor having a 1st region 5 from the surface of which a substantially total solid angle is formed, the other having a 2nd region a solid angle formed from the surface of which is made smaller than the 1st region, wherein an electric current flowing through the region in the insulator the 10 thickness of which has been made locally thin is measured, thereby determining the ion current density. 15

Furthermore, in the present invention, an ion current density distribution in the plasma processing apparatus is measured so as to ascertain whether or not 20 the distribution measured is in compliance with an ion current density distribution that becomes a criterion, then manufacturing the semiconductor devices.

On account of this, when manufacturing the semiconductor devices, the ion current density 25 distribution is measured so as to ascertain whether or not the distribution measured is in compliance with the ion current density distribution that becomes the criterion. Accordingly, in the mass production of the

semiconductor devices, there exists no necessity for destroying the mass-produced products to check them.

Still further, in the present invention, there is provided a wafer including a semiconductor or 5 a conductor, an insulator formed on the semiconductor or the conductor and having a region the thickness of which has been made locally thin, and a 2nd conductor provided on the insulator, one of the semiconductor or the conductor and the 2nd conductor having a 2nd region 10 a solid angle formed from the surface of which is made smaller than another region, wherein the wafer is exposed to a plasma, thereby measuring the ion current density of the plasma so as to manufacture the semiconductor devices.

15 Even further, in the present invention, there are formed on a wafer a 1st region into which ions and electrons are launched and a 2nd region into which the ions are launched but the electrons are not, wherein the wafer is exposed to a plasma, then measuring the 20 ion current density of the plasma taking advantage of the 1st region and the 2nd region, thereby manufacturing the semiconductor devices.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a top view for illustrating an ion 25 current density measuring instrument according to an embodiment of the present invention;

FIG. 2 is an A-A cross-sectional view of FIG.

1;

FIG. 3 is a C-C cross-sectional view of FIG. 1;

FIG. 4 is an enlarged cross-sectional view of 5 a dashed line portion in FIG. 2;

FIG. 5 is a plan view for illustrating the manner in which the ion current density measuring instruments according to another embodiment of the present invention are located on a wafer;

10 FIG. 6 is a flowchart diagram for showing an ion current density measuring method in an etching apparatus according to still another embodiment of the present invention;

15 FIG. 7 is a top view for illustrating an ion current density measuring instrument according to still another embodiment of the present invention; and

FIG. 8 is a B-B cross-sectional view of FIG. 7.

BEST MODE FOR CARRYING OUT THE INVENTION

20 Hereinafter, referring to the drawings, the explanation will be given concerning the embodiments of the present invention.

FIG. 1 illustrates an ion current density measuring instrument formed on a wafer. In the 25 drawings, a silicon 1 is provided as a semiconductor or a conductor provided on an insulator 6. A silicon oxide film 2 is formed thereon as an insulator having a

region the thickness of which is several nm or less locally. In a region on the silicon 1 which is in contact with the region in the silicon oxide film 2 the thickness of which is thin, the impurity-concentration 5 is maintained at a low value. Meanwhile, in the other region on the silicon, the impurity-concentration is made higher by impurity implantation or the like, thereby making the resistance ratio smaller. It is also allowable that the region on the silicon 1 which 10 is in contact with the thin region in the silicon oxide film 2 is formed with a low impurity-concentration semiconductor, and the other region is formed with a different conductor material.

A conductor film 4 is formed on the silicon 15 oxide film 2 as a 2nd conductor. It is preferable to employ, as the conductor film 4, a high conductivity metal such as aluminum or copper, a polysilicon film doped with an impurity in a high concentration, or the like.

20 The structure in which, in this way, the conductor such as a metal, the silicon oxide film, and the silicon are multilayered from the top is referred to as "MOS (Metal Oxide Silicon) capacitor". On the conductor film 4, insulators 5 having a W-wide and H-high substantially rectangle-shaped cross-section are formed with a constant spacing therebetween. An edge portion and a side wall of the conductor film 4 are covered with the insulators 5. A region on the

conductor film 4 exposed onto the surface is limited only to W-wide regions that are sandwiched between the insulators 5. On account of this, a solid angle formed from the surface of this 2nd region is made smaller

5 than a 1st region from the surface of which a substantially total solid angle is formed, the 2nd conductor 4 provided on the insulator 2 having the 2nd region, one of the semiconductor or the conductor 1 and the 2nd conductor 4 having the 1st region.

10 It is preferable to form the insulators 5 so that the following conditions are satisfied: Using a photoresist, a silicon oxide film, a silicon nitride film, or the like, the configuration of the 2nd region becomes a rectangle-shaped configuration.

15 Simultaneously, the length of the shorter side falls in the range of 1/10th to 1/2th of the height so that $H / W \geq 2$ can be maintained.

In general, the structure in which the insulators 5 are provided on an upper electrode of the

20 MOS capacitor is referred to as "shade structure-attached MOS capacitor". The silicon 1 that has a structure like this on its upper portion is located on the insulator 6 such as a silicon oxide film. In order to form on the insulator 6 the structure as described

25 above, it is desirable to employ, for example, a SOI wafer.

The shade structure-attached MOS capacitor is formed as follows: Before, halfway under, or after the

formation of the above-described structure, a silicon situated on one side of the SOI wafer is etched in an island-like configuration. Then, a semiconductor region that has remained after the etching is cut off 5 electrically from the surrounding semiconductor region.

Next, the wafer equipped with the shade structure-attached MOS capacitor is set at a predetermined position in a plasma processing apparatus, then being exposed to the plasma.

10 In plasma etching or plasma-enhanced chemical vapour deposition used for a semiconductor device manufacturing a bias voltage for leading the positively charged ions into the wafer is often applied to the wafer. This condition increases wafer-perpendicular 15 velocity components of the positively charged ions, causing the ions of the wafer-perpendicular velocity components to be launched into the wafer with a tremendously large velocity distribution function. On the other hand, since the mass of the electrons is 20 small, the electrons are not influenced so much by the bias voltage, thus travelling in an isotropic manner.

When the wafer equipped with the shade structure-attached MOS capacitor is exposed to the above-described plasma, at a position from which the 25 plasma forms a substantially total solid angle, such as the region on the silicon 1 exposed onto the surface or the upper surfaces of the insulators 5, the electrons and the ions reach the region or the surfaces by the

same flux on average. However, from the conductor film 4 that is exposed onto the surface in a state of being surrounded by the insulators 5, the plasma forms only a smaller solid angle. As a result, the electrons and 5 the ions have a high probability of travelling perpendicularly to the silicon 1. Accordingly, the flux of the high kinetic-energy ions exhibits an isotropic behavior, thus becoming larger than the flux of the low kinetic-energy electrons. Consequently, the 10 conductor 4 turns out to have a positive electric potential V_g with reference to the silicon 1.

The existence of the electric potential difference between the conductor 4 and the silicon 1 causes an electric current to flow through the region 15 in the silicon oxide film 2 the thickness of which is thin. This is referred to as the current-voltage characteristic. Table 1 shows the characteristic (the measurement values) in the case where the thin silicon oxide film is 4.5 nm thick and $30 \mu\text{m}^2$ in area. This 20 area is the mask's area of a silicon nitride film used for forming the thin silicon oxide film by heat oxidation.

Table 1 current-voltage characteristic of
silicon oxide film

Vg: voltage applied to silicon oxide film (V) through silicon oxide film	Ig: current flowing
0	1×10^{-12}
4.0	1×10^{-12}
4.5	5×10^{-12}
5.0	1×10^{-10}
5.4	1×10^{-9}
5.8	1×10^{-8}
6.2	1×10^{-7}
6.7	1×10^{-6}
7.0	3×10^{-6}

As is shown in Table 1, in general, the current-voltage characteristic of the thin silicon oxide film is as follows: When the applied voltage V is equal to about 5 V or lower, only an infinitesimal electric current flows. If, however, a voltage higher than that is applied, the current that will flow is gradually increased with the increase of the applied voltage. When a voltage higher than about 7 V is applied, the flowing current is increased steeply.

10 In the state of being exposed to the plasma, the conductor 4 has the positive electric potential V_g with reference to the silicon 1. At this time, the

current-voltage characteristic of the silicon oxide film 2 allows the current I_g corresponding to V_g to flow.

Assuming that the current density f of the 5 ions that will reach the silicon 1 is 1 mA/cm^2 , and the conductor's area exposed onto the surface is S , and if V_g is, e.g., 5.8 V , the current I_g becomes equal to $1 \times 10^{-8} \text{ A}$. This current I_g is equal to a difference between the positive charges, i.e., the ions, and the 10 negative charges, i.e., the electrons, both the ions and the electrons reaching, in the unit time, the conductor portion exposed onto the surface.

At this time, even if the flux of the ions directed to bottoms of the grooves is considered to be 15 equal to the flux of the ions directed to the flat portions on the upper portions of the grooves, and even if the electrons are considered not to reach the bottoms of the grooves, namely, even if the substantial flux of the ions directed to the groove bottoms is 20 considered as its maximum value, the area S needed to obtain I_g is given by

$$S = I_g / f \quad (1)$$

. The substitution of $I_g = 1 \times 10^{-8} \text{ A}$ and $f = 1 \text{ mA/cm}^2$ gives $S = 1 \times 10^{-5} \text{ cm}^2 = 1000 \mu\text{m}^2$. When representing, by 25 S_g ($= 30 \mu\text{m}^2$), the area of the above-described region in the silicon oxide film 2 the thickness of which is thin, this value of S is about 30 times as large as S_g .

When the conductor's area S that is exposed

onto the surface is equal to 3×10^{-3} cm², which is about 10000 times as large as the thin region's area S_g in the silicon oxide film 2, I_g is equal to 3×10^{-6} A and even this time, V_g is equal to only 7 V. Consequently,

5 as long as S / S_g is about 10000 or less, V_g becomes equal to an order of only 7 V.

At the time when V_g becomes equal to at most the order of only 7 V, the behavior of the ions and the electrons becomes as follows:

10 The applied bias voltage of tens of volts or more accelerates the ions. On account of this, the voltage of at most 7 V exerts no influence upon the behavior of the ions. Namely, the velocity components of the ions perpendicular to the silicon 1 have been

15 tremendously large from the beginning, and thus the ions reach the conductor film with their orbits hardly bent by V_g . Also, the upper portions of the grooves' side walls have become negatively charged with reference to the silicon 1 on account of the electrons

20 that had already reached there. This condition makes it rather difficult for the electrons to reach the insides of the grooves. Accordingly, it is possible to neglect the effect of being led into the groove bottoms the potential of which becomes at most the order of

25 only 7 V.

As the aspect ratio of the groove defined by the height-to-width (H / W) of the groove becomes larger, the condition of making it unlikely for the

electrons to reach the groove bottom becomes more influential and noticeable. If all the planes constituting the groove are electrically neutral, the ratio at which the isotropically moving electrons will 5 reach the groove bottom can be determined by considering a solid angle formed from the groove bottom toward the outside of the groove.

The larger the aspect ratio becomes, the smaller this solid angle becomes. In particular, if 10 the aspect ratio is 2 or more, the flux of the electrons that will reach the groove bottom is 20% or less of the flux of the electrons that will reach a flat portion of the groove's upper portion. In order to decrease the flux of the electrons reaching the 15 groove bottom, it is advisable to increase the aspect ratio of the groove, and what is more desirable is to make the aspect ratio 4 or more. If the aspect ratio is made equal to 4 or more, the flux of the electrons reaching the groove bottom becomes equal to 10% or less 20 of the flux of the electrons reaching the flat portion of the groove's upper portion. However, making the aspect ratio larger than this does not decrease the flux of the electrons very much, and also makes it rather difficult to form the groove structure. Also, 25 if the upper portion of the groove's side wall becomes negatively charged, the flux of the electrons reaching the groove bottom is decreased even further. On the other hand, the ions do not depend on the aspect ratio

of the groove very much.

As explained above, when the aspect ratio is equal to 2 or more, the electrons hardly reach the conductor on the groove bottom and conversely, almost 5 all of the ions reach the conductor thereon. At this time, the total quantity of the electric charges that will reach, in 1 second, the conductor film 4 exposed onto the surface becomes equal to the electric current I_g that flows through the thin silicon oxide film 2, 10 which is given by

$$I_g = f \times S \quad (2)$$

Moreover, as a characteristic of the thin silicon oxide film 2, there exists an electric charge Q that flows through the thin silicon oxide film 2 and 15 that is needed to cause the dielectric breakdown to occur. If an electric charge more than Q flows through the thin silicon oxide film 2, the thin silicon oxide film exhibits a current-voltage characteristic that differs from the current-voltage characteristic prior 20 thereto. This state is regarded as a state where the thin silicon oxide film 2 has undergone the breakdown. This current-voltage characteristic is the relationship between the current flowing between the silicon 1 and the conductor 4 and the voltage applied therebetween.

25 It is assumed that the thin silicon oxide film 2 has undergone the breakdown after it has been exposed to the plasma during a time T . The expression of this process is given by the following equation:

$$Q = Ig \times T \quad (3)$$

Using the equation (2) and the equation (3), this equation can be modified into

$$f = Q / S / T \quad (4)$$

5 All the variables at the right side of this equation can be checked and determined, and thus the ion current density f is measured using these values.

If the following relationship or the like exists between an accurate ion current density f' that 10 has been determined under a certain condition by another method and the ion current density f that has been calculated using the present invention, it is also allowable to determine a more accurate ion current density f by converting f using the equation (4'):

$$15 \quad f' = a \times f + b \quad (4')$$

Q can be calculated as follows: A shade structure-attached MOS capacitor that is the same as the one to be exposed to the plasma is prepared. Next, the voltage is applied to its thin silicon oxide film 2, 20 then measuring an electric current that will flow through the thin silicon oxide film 2 at that time. Moreover, Q is calculated from the electric current and the time T elapsing from the voltage application to the gate breakdown. S, which is the area of the conductor 25 4 exposed onto the surface, can be determined in advance from the design value, a SEM photograph, or the like. T can be measured, since T is the time elapsing until the thin silicon oxide film 2 has undergone the

breakdown by the exposure of the shade structure-attached MOS capacitor to the plasma.

By locating, on a wafer and in plural number, the above-described ion current density measuring instruments having different Q or S, it becomes possible to determine f and its distribution at a fewer number of measurement times. Referring to FIG. 5, the example will be explained below. In this example, the ion current density measuring instruments having three types of different S (i.e., S₁, S₂, S₃) are located on a piece of wafer. The three ion current density measuring instruments are located on the one silicon 1.

The plurality of instruments having the already-explained structure and the different S have been prepared on the one piece of wafer. This condition allows a critical value S_{cr} to be measured at a single time, thus making it possible to measure the ion current density f or its distribution on the wafer. Here, the critical value S_{cr} is a value on which the gate of S less than the critical value S_{cr} will not be broken down but the gate of S larger than that will be broken down.

The plurality of instruments having different Q instead of the different S are prepared in the wafer, which also makes it possible to execute the similar measurements. It is possible to configure the thin silicon oxide films having the different Q by forming the thin silicon oxide films having different thickness

or areas S_g or by changing the forming condition of the thin silicon oxide films. For the purpose of this, it is advisable to modify the time, the temperature, or the mask pattern for forming the thin silicon oxide

5 films.

Furthermore, it is also allowable to measure the ion current density f or its distribution on the wafer by, although the number of measurement times is increased, changing the time during which the ion

10 current density measuring instrument will be exposed to the plasma. Namely, the measurements similar to the above-described ones are executed in plural number, and then the measurement values are subjected to a statistical processing, thereby determining Q , T , and

15 f . This makes it possible to enhance the reliability of the measurements.

Concerning a thin silicon oxide film that has not been broken down even if it has been exposed to the plasma during the certain fixed time T , the ion current

20 density f can be measured as follows: The voltage is applied to the thin silicon oxide film 2 in a state of being not exposed to the plasma, then measuring an electric current that will flow through the thin silicon oxide film 2 at that time. Next, the thin

25 silicon oxide film is broken down, then calculating an electric charge Q' that has flown through the thin silicon oxide film 2 and that is needed for the gate breakdown in the state of being not exposed to the

plasma. Finally, using Q' , the ion current density f can be measured by

$$f = (Q - Q') / S / T \quad (5)$$

For this equation to be held, the electric potential of the silicon 1 must be in a state of being influenced by only the plasma in close proximity thereto. Even when the plasma is not uniform, the electric potential of the silicon 1 is implemented so that it must not be influenced by the plasma positioned at a far distance.

Assuming that the electric potential of the silicon 1 has been influenced by the plasma positioned at the far distance, there exists a possibility that, even if no shade structure exists, a difference in the electric potential occurs between the conductor 4 on the upper portion of the MOS capacitor and the silicon 1. Then, the existence of the electric potential difference between the conductor 4 and the silicon 1 causes an electric current corresponding to the electric potential difference to flow through the thin silicon oxide film 2. As a result, it turns out that the electric current flowing through the thin silicon oxide film 2 is not determined by a difference between the current densities flowing into the silicon 1 and the conductor 4 that sandwich the thin silicon oxide film.

Thus, it is advisable to restrict the silicon 1 and the conductor 4 to a range where the state of the plasma can be regarded as substantially unchanged from

the locally thin region in the silicon oxide film 2.

In addition, the insulator 6 such as a silicon oxide film is located in the surroundings of the silicon 1 exposed onto the surface, thereby 5 electrically isolating the silicon 1 from the other regions. As a consequence, even when the plasma is not uniform, the electric potential of the silicon 1 is determined by the influence of the plasma in close proximity thereto.

10 For electrically isolating the silicon 1 of the shade structure-attached MOS capacitor, the following methods are preferable in addition to the method using the SOI wafer: A method of pasting the shade structure-attached MOS capacitor onto an 15 insulator, a method of etching the silicon 1 after pasting onto an insulator the shade structure-attached MOS capacitor where the silicon 1 is not electrically isolated, or the like.

Next, referring to FIG. 7 and FIG. 8, the 20 explanation will be given below concerning another embodiment. What differs from the embodiment illustrated in FIG. 1 is that a silicon nitride film 3 is sandwiched between the silicon oxide film 2, which has the region in which the thickness of the film has 25 been made locally thin, and the conductor film 4.

The structure like this is referred to as "MNOS (Metal Nitride Oxide Silicon) capacitor". When the voltage V_g is applied to the MNOS capacitor,

electrons or positive holes are injected into the capacitor from the silicon 1 in correspondence with the voltage, and as a consequence, a flat band voltage V_{fb} is shifted. Also, in the MNOS capacitor as well, the 5 current-voltage characteristic exists which is quite similar to that in the MOS capacitor, and thus the electric current I_g flows in correspondence with the applied voltage V_g .

The shade structure as explained in FIG. 1 is 10 provided on the conductor 4 of the MNOS capacitor, thereby forming a shade structure-attached MNOS capacitor. The exposure of this shade structure-attached MNOS capacitor to the plasma causes the conductor 4 to have the positive electric potential V_g 15 with reference to the silicon 1, and thus the MNOS capacitor traps the electrons in response to the positive electric potential V_g . Measuring the shift quantity (V_{fb}) of the flat band voltage results in a positive value. Investigating the relationship between 20 V_{fb} and V_g in advance makes it possible to determine, from V_{fb} that has been measured after the exposure to the plasma, the electric voltage V_g that was being applied to the thin silicon oxide film 2 during the exposure to the plasma. Also, the MNOS capacitor's 25 current-voltage characteristic investigated in advance makes it possible to determine the electric current I_g that will flow when the electric voltage V_g is applied. As described previously, I_g is equal to the product of

the current density f of the ions and the conductor's area S exposed onto the surface. Thus, f is given by

$$f = Ig / S \quad (6)$$

, and the ion current density f can be determined from 5 Ig and S . In order to investigate a variation in the flat band voltage, the capacitance-voltage characteristic is measured before and after the exposure to the plasma. Here, the capacitance refers to a capacitance of the thin silicon oxide film, and 10 the voltage refers to a direct voltage applied to the thin silicon oxide film.

A direct voltage Vd of an order of - 10 V to + 10 V is applied to the silicon oxide film 2 and the silicon nitride film 3 and in addition, a high- 15 frequency voltage of an order of 1 MHz is further applied thereto, thereby investigating the relationship between the capacitance C and the applied voltage Vd . Next, after applying a fixed direct voltage Vg during the same time T as the time of the exposure to the 20 plasma, the relationship between the capacitance C and the applied voltage Vd is investigated by much the same method. At this time, before and after applying the fixed direct voltage Vg during the fixed time T , the shift quantity (Vfb) of the flat band voltage for 25 obtaining a certain fixed C can be derived from a variation in Vd . Determining this Vfb as a function of T and Vg in advance makes it possible to recognize at about how much electric potential the conductor 4

has been caused to be with reference to the silicon 1 by the plasma. This is done by determining V_{fb} that has been generated after the exposure to the plasma during the fixed time T . Also, the current-voltage 5 characteristic investigated in advance otherwise allows the voltage to be converted into an electric current, thereby making it possible to calculate the electric current I . Accordingly, using the conductor's area S exposed onto the surface, the ion current density f can 10 be determined by the equation (6).

In general, in the above-described relationship between the applied voltage V_g and the shift quantity V_{fb} of the flat band voltage, there exists a region where, even if V_g is varied, V_{fb} is 15 not varied. The region like this is referred to as "dead band". In the case where, e.g., when measuring the ion current density using the shade structure-attached MNOS capacitor, V_g wished to be utilized is included in the dead band of V_{fb} , a voltage is applied 20 to the MNOS capacitor beforehand so as to shift the V_g - V_{fb} characteristic. This allows the shade structure-attached MNOS capacitor to be operated in a region other than the dead band of V_{fb} , thereby making it possible to measure the ion current density f .

25 Instead of using the shade structure-attached MOS capacitor or the shade structure-attached MNOS capacitor, the ion current density f can also be measured using a nonvolatile storage apparatus such as

a shade structure-attached EEPROM. Taking an EEPROM as the example, a nonvolatile memory such as the EEPROM is formed on an insulator, and then the shade structure as illustrated in FIG. 1 is formed on its control gate 5 electrode with an insulating material. Meanwhile, after forming a structure in which a portion of the substrate of the nonvolatile memory such as the EEPROM is exposed onto the surface, the structure is exposed to the plasma. This causes the electric potential 10 difference V_g to occur between the control gate electrode toward which the reaching of the electrons is suppressed and the silicon toward which the reaching of the electrons is not suppressed. The EEPROM stores this electric potential difference as the shift 15 quantity V_{th} of a threshold value voltage. It is possible to investigate the relationship between V_g and V_{th} in advance. Thus, after the process has been terminated, the measurement of V_{th} allows V_g to be calculated. Accordingly, the ion current density f can 20 be calculated from the relationship between V_g and I_g flowing through the gate.

Although, in the above-described explanation, the shade structure is formed on the conductor on the thin silicon oxide film, the formation of the shade 25 structure on the silicon 1 also makes it possible to perform the same measurements and calculations.

The ion current density measuring instrument explained so far can be configured using only the

materials used for the semiconductor devices. This condition, unlike the general probe, results in no worry about the metal contamination. Also, since the electrical wiring need not be installed therethrough,

5 it is possible to measure the ion current density without making the special contrivance to the plasma processing apparatus.

Unlike the ion current density measuring instrument the representative of which is based on the 10 conventional probe method, the ion current density measuring instrument according to the present embodiment is easily applicable to the mass-producing apparatus. In the mass production of the semiconductor devices, the instrument is preferable for determining 15 the timing of executing a wet cleaning processing where such an organic solvent as alcohol, pure water, or the like is used. Otherwise, the instrument is preferable for ascertaining whether or not the apparatus has been restored back to its original state when the apparatus 20 is assembled after the wet cleaning.

Namely, as is indicated in FIG. 6, it is advisable to beforehand measure an ion current density distribution s_0 under a predetermined condition at the time when a desirable etching result can be obtained in 25 an etching apparatus or a desirable CVD result can be obtained in a CVD apparatus.

Repeating the plasma processing in the etching apparatus or the CVD apparatus makes the

following unavoidable: A film is deposited on the inner wall or the electrode of the etching apparatus or the CVD apparatus, the inner wall or the electrode is shaved, or the surface of the inner wall is
5 deteriorated in quality.

The film that has been deposited on the inner wall exerts influences upon the etching or the CVD. The influences exerted upon the etching or the CVD, in many cases, result in the necessity for destroying the
10 mass-produced products to check them.

Thus, using the ion current density measuring instrument according to the present embodiment under the above-described predetermined condition, the ion current density distribution is measured periodically
15 while the mass-producing process is repeated several times.

Based on this, as compared with a result measured when the etching result or the CVD result was obtained and becoming a criterion, if the distribution
20 coincides with the result within a fixed range and lies within a suitable region, the mass production is continued. If the distribution does not coincide therewith, the apparatus is checked, then executing the wet cleaning of the components where such an organic
25 solvent as alcohol, pure water, or the like is used, replacements of the components, or the other adjustments. After that, the ion current density distribution is measured using the ion current density

measuring instrument according to the present embodiment again. Then, after confirming that the result coincides with the criterion value within the fixed range, the mass production is restarted.

5 The above-described method allows the wet cleaning frequency to be suppressed down to the smallest possible degree. Moreover, the method makes it possible to suppress the occurrence of a defective product when the mass production is restarted with the
10 apparatus after the wet cleaning, thereby allowing the operation ratio of the apparatus to be enhanced substantially.

 The condition under which the ion current density is measured may differ from a condition
15 employed in the actual mass production. Thus, the condition may be a pressure made higher by the adjustment of a valve than the pressure within the apparatus used for the mass production, or the ion current density may be measured using a gas differing
20 from the one used in the actual mass production. Also, the employment of a gas that does not cause the etching or the film's deposition makes it possible to use the ion current density measuring instrument repeatedly.

 Moreover, by estimating a cause of the yield
25 decrease in the mass production, it is possible to eliminate the cause. For example, when the foreign substances are produced so frequently and the frequent production is attributed to an abnormal electric

discharge at a certain position within the plasma processing chamber, the use of the ion current density measuring instrument as presented by the present embodiment allows the ion current density distribution 5 to be measured on the wafer. By making a comparison between the ion current density distribution on the wafer in the state where the large number of foreign substances are produced and the ion current density distribution on the wafer in the normal state, it 10 becomes possible to confirm the state of the apparatus. In addition, by focusing a special attention onto a proximity to a position where there exists a significant difference between the both so as to investigate the cause of bringing about the abnormal 15 state, it becomes possible to restore the apparatus back to the normal state in a short while.

In the plasma apparatus used for manufacturing the semiconductors, there are many cases where, in order to accelerate the wafer processing, the 20 bias voltage is applied so as to lead the ions into the wafer. In the state where the bias has been applied to the wafer, when trying to use the probe method so as to measure the ion current density reaching the wafer, the difficulty in the probe isolation results in the 25 difficulty in the probe insertion. Accordingly, measuring the ion current density by the probe method is substantially difficult.

The use of the ion current density measuring

instrument as presented by the present embodiment permits the ion current density to be measured in the state where the bias has been applied to the wafer. This makes it possible to use the instrument for the 5 development of the plasma processing apparatus or the processing process as well.

When optimizing the bias voltage to be applied to the wafer in the plasma processing apparatus, conventionally, the judgement could not help 10 being made in accordance with the rate of the etching or the CVD, the cross-section configuration at the time when the pattern-attached wafer has been processed, or the yield of the semiconductor devices. However, the investigation of the relationship between the voltage 15 to be applied and the ion current density reaching the wafer makes it easy to optimize the bias voltage.

Also, the investigation of the ion current density distribution makes it possible to optimize the apparatus's configuration, e.g., to determine the 20 distance from the wafer's edge to the inner wall of the processing chamber so that the ion current density distribution becomes a desirable one, or makes it possible to adjust the flow quantity, the pressure, or the like.